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Abstract
This work presents the design space exploration of a boost switch-
ing power converter focused on its monolithic implementation. An
analysis in terms of the models of its main circuit elements (switching
transistors, inductor, and capacitor) is described. The figure of merit
is defined taking into account output voltage ripple, power efficiency,
and occupied die area as performance indexes, from which a singular
point that maximizes performance is obtained. Transistor-level simu-
lation results for a particular 0.35 µm standard CMOS technology are
presented to validate the approach.
1 Introduction
The thrust for miniaturization of power supplies stands from the outstanding
overall impact of this power processing subsystem within a whole system in
terms of volume/area, weight, and efficiency, being the power management
the limiting factor in the portability and operating lifetime, particularly in
wireless and mobile systems such as cellular phone terminals - especially
those with increasing power demands, such as in third-generation (3G) sys-
tems. Other applications include microsystem supplies and circuits and sys-
tems for ubiquitous computing and communications. The ultimate step thus
consists in the fully monolithic integration of the power converter together
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with the same circuits which constitute its load within either the same subst-
rate or chip package, yielding a complete Powered System on a Chip (PSOC).
The direct correlation between the increase in switching frequency and
the reduced weight and volume of reactive energy-storing elements (or, in
planar integrated processes, the occupied area) dictates a clear increase in
switching frequency if miniaturization and eventually on-chip integration
is targeted. Nevertheless, increasing the switching frequency directly in-
creases several losses within different elements which compose the power
converter topology, such as both wire and core losses in magnetic elements
and switching losses in semiconductor switches. Previous attempts to in-
tegrate switching power converters, either on the same substrate or with a
Multi-chip-module (MCM) approach, have focused on the technology impli-
cations of integrating the converter (with outstanding results of converters
operating in 10-250MHz range, 0.2-5W range and efficiencies up to 56-80%
[1-4]), but lack a proper-modeled analytical derivation of the converter key
parameters such as operating frequency and inductor and capacitor value.
This paper presents a modeling of the previous issues and provides an ana-
lytical framework for exploring the design space for future designs.
2 Analytical model for design space exploration
The modeling for design space exploration requires the selection of a topol-
ogy over which that exploration is to be carried out. Accounting for battery-
operated systems requirements as key target systems, and without loss of
generality of the approach, in the rest of this work a boost topology is
considered (see, e.g., the high-performance boost converter used to supply
high-efficiency RF power amplifiers described in [5]).
The main idea is to analytically define a figure of merit trading the con-
verter circuit DC-DC conversion functionality (through the output ripple
∆vo), its power processing functionality by means of its power efficiency η
(through the evaluation of the different loss mechanisms) and the imple-
mentability in an integrated environment (through the occupied area). On
the other hand, all these parameters depend on the three-dimensional de-
sign space given by inductor and capacitor values and switching frequency
(L,C,fs). In the following, an ordered derivation of these dependencies is
provided. The a priori parameters and assumptions of this analysis are
application-oriented such as the topology, the input and output voltage levels
(Vin, Vo), the average supply current demand, as well as all the technology-
related parameters.
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2.1 Output voltage ripple
Consider the boost switching DC-DC converter topology suited to integrated
environments shown in Fig. 1 (note the use of synchronous rectification by
means of complementary operated transistors as well as a MOSFET-based
capacitor).







= f∆νo (L,C, fs) (1)
which requires to include the dependence of duty cycle on input and output
voltages, taking into account DC winding losses in the inductor (modeled













where the undefined symbols have their usual meaning [6].
Figure 1: Boost switching power converter topology suited to IC implemen-
tation.
2.2 Efficiency
Secondly, the efficiency of the converter, which is the function involving
more dependencies, is described by means of a first-order model that in-
cludes losses in the magnetic element (both static due to the winding resis-
tance PL−DC and frequency-dependent due to magnetic core losses PL−core),
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and losses in the semiconductor switching elements PQ−all, both static and
dynamic:
η =
VinIL − PL−DC − PL−core − PQ−all
VinIL
= fη (L,C, fs) (3)
where IL stands for the inductor current rms value.
The DC losses due to the winding resistance are modeled by:
















where the squared inductor current, which is composed of the terms due to











= I2Q1 + I
2
Q2. (5)
As far as the magnetic core losses due to magnetic hysteresis are con-
cerned, they can be modeled as being linearly dependent on frequency and
quadratically dependent on the maximum inductor current [7]:









Regarding the losses in switching elements, the DC term is due to the
ON resistance of the transistors, which yields:























the width of the transistors designed following [4], this is, by avoiding carriers









Cox (Vgson − VT ) νs (8)

















where the undefined symbols regarding MOS transistors have their usual
meaning [8].
The switching losses in transistors are directly proportional to both the
switching frequency and the rise (tr) and fall (tf ) times:
PQswitching−all = PQ1switching + PQ2switching = PQDC−all
fs
2
(tr + tf ) . (10)










(Vgson − VT ) νs , (11)
the number of stages of tapered buffers in optimally designed drivers for the









so that, finally, the fall and rise times are given by:
tr = tf = tpd
·




From previous expressions (7) and (10), the total losses due to the tran-
sistors are given by:































Thirdly, the physical resources for the implementation of the converter,
which, as opposite to the classical weight and volume indexes, in an in-
tegrated environment consist in the occupied area, correspond to:
Area = AC +AL + 2AQ = fA (L,C, fs) (15)
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where the area occupied by the capacitor (implemented by the densest struc-





The area due to the inductor is dependent on the technology and implemen-
tation method (see [1-3,11-17]), but can be generally described by a certain





and the area of each transistor is directly given by its dimensions, considering
the length of each transistor to be minimum, so as to save area, improve






Cox (Vgson − VT ) νsLg. (18)
2.4 Figure of merit
Finally, all the previous dependencies are collected in a single figure of merit,
which depends on the three design parameters and allows the design opti-
mization. Starting from the definition of a generic figure of merit with both
proportional (β) and exponential (γ) weights:









j (x1, ..., xn)
. (19)
the following figure of merit is proposed for the design space to be explored:
Γ (L,C, fs) =
fη (L,C, fs)
f2A (L,C, fs) f∆νo (L,C, fs)
. (20)
Note that the area dependence is square-weighted so as to solve the ill-
conditioned solution of ∆vo → 0 while A→∞, which corresponds to infinite
area capacitors yielding zero ripple.
To illustrate the representation of this three-dimensional figure of merit
function, Fig. 2 depicts an example of all three functions (η,∆vo, A) as three
bidimensional cuts, this is, with a family of two-input surfaces parametrically
varied by the third parameter.
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Figure 2: Design space exploration. From top to bottom: output ripple,
efficiency, and occupied area (kcore = 0 case), fs = {1 MHz, 100 MHz},
L = {10 nH, 1 µH}, C = {100 pF, 10 nF}.
Fig. 3 (a) shows the three representative functions (1), (3), (15) for
the case in which, apart from their previously presented modeling, two in-
equalities are included so as to impose design restrictions. The considered
restrictions are the maximum allowed ripple (∆vo< ∆vo_max), which de-
pends on the load circuit specification, and the maximum allowable current
through transistors (iQ < imax), which is included to reflect specifications
on stress and reliability issues.
In Fig. 3, two important behaviors are observed. On the one side,
compared to Fig. 2, the inclusion of core losses (kcore) results in local maxima
for the efficiency, as expected regarding both inductor value and switching
frequency design input variables. On the other side, the addition of design
inequalities superimposed to the functions restricts possible solution design
points over the design space, as it is better illustrated in the projections
shown in Fig. 3(b).
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Figure 3: (a) Design space exploration for ∆vo_max = 1 V, imax = 1 A; (b)
projection over design input variables, fs = {1 MHz, 10 GHz}, L = {100
pH, 10 µH}, C = {1 fF, 10 µF}.
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3 Design space exploration for a particular micro-
electronic technology
As a particular target case, the previous generic framework has been studied
with particular parameters from a standard 0.35µm CMOS technology.
Retaining the views and axes definition from Fig. 3 representation, Fig.
4 shows two design space explorations by varying both the maximum allowed
ripple ∆vo_max and the maximum allowable current through transistors
imax. It is interesting to note that, for some cases, local figure of merit
singular points are obtained, whether in other cases the restrictions impose
figure of merit maxima within the function domain frontier.
Figure 4: Design space exploration (a) and (b) output ripple constraint
variation ∆vo_max = [0.01 V, 0.1 V, 0.01 V]; (c) and (d) maximum inductor
current constraint variation imax = [0.4 A, 4 A, 40 A], fs = {1 MHz, 10
GHz}, L = {100 pH, 10 µH}, C = {1 fF, 10 µF}.
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4 Simulation results for a high frequency boost
DC-DC power converter
Results from Fig. 4 for the ∆vo_max = 0.1V and imax = 0.4A case provide
an optimum figure of merit design parameters yielding the integrable con-
verter of Fig. 5(a). For this fs = 100MHz and L = 30nH boost converter,
Fig. 5(b) shows full transistor-level simulation results of the output voltage,
validating the functionality of the design.
Figure 5: (a) Integrated high frequency boost converter prototype; (b) Out-




This work describes the research on an analytical framework for design space
exploration pursuing the full on-chip integration of switching power con-
verters. Particular results for a standard 0.35µm CMOS technology have
revealed the existence of design singular points, which have been validated
through simulation results for a high frequency boost converter prototype
suited to integration. On-going work includes the refinement of the modeling
from technological aspects while maintaining the optimization framework.
Future work also includes the analytical derivation of design parameters by
means of the geometric programming nonlinear optimization technique [18].
This work has been partially funded by project TEC2004-05608-C02-01
from the Spanish MCYT and EU FEDER funds.
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